Achievements of the ATLAS Upgrade Planar Pixel Sensors R&D Project by Nellist, C.
Preprint typeset in JINST style - HYPER VERSION
Achievements of the ATLAS Upgrade Planar Pixel
Sensors R&D Project
C. Nellista∗, on behalf of the PPS Collaboration
aLaboratoire de l’Accélérateur Linéaire, CNRS
Bat. 200, 9140, Orsay, France.
E-mail: clara.nellist@cern.ch
ABSTRACT: In the framework of the HL-LHC upgrade, the ATLAS experiment plans to introduce
an all-silicon inner tracker to cope with the elevated occupancy.
To investigate the suitability of pixel sensors using the proven planar technology for the upgraded
tracker, the ATLAS Planar Pixel Sensor R&D Project (PPS) was established comprising 19 insti-
tutes and more than 90 scientists. The paper provides an overview of the research and development
project and highlights accomplishments, among them: beam test results with planar sensors up to
innermost layer fluences ( > 1016 neq cm−2); measurements obtained with irradiated thin edgeless
n-in-p pixel assemblies; recent studies of the SCP technique to obtain almost active edges by post-
processing already existing sensors based on scribing, cleaving and edge passivation; an update on
prototyping efforts for large areas: sensor design improvements and concepts for low-cost hybridi-
sation; comparison between Secondary Ion Mass Spectrometry results and TCAD simulations.
Together, these results allow an assessment of the state-of-the-art with respect to radiation-hard
position-sensitive tracking detectors suited for the instrumentation of large areas.
KEYWORDS: Particle tracking detectors; Radiation-hard detectors; Large detector systems for
particle and astroparticle physics.
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1. Introduction
The Large Hadron Collider (LHC) [1] at CERN collides protons together at the centre of exper-
iments with the aim of studying the fundamental properties of particles and the forces that bind
them. ATLAS [2] is one of two general purpose detectors on the LHC which announced the dis-
covery of a new particle in 2012 [3], consistent with the predictions of a Standard Model (SM)
Higgs boson. In order to expand the physics programme at CERN, three shutdowns for upgrades
have been scheduled, with each period of data-taking known as a ‘run’ and increasing sequential
numbers after each long-shutdown. This paper focuses on the preparations for the upgrade of the
pixel detector for the ATLAS experiment.
The ATLAS detector is constructed from a number of sub-detector layers which have been de-
signed to measure the properties of particles produced from collisions at the centre of the detector.
The structure consists of barrels lying parallel to the beam-pipe which fit inside each other, and end-
caps oriented perpendicularly to the beam-pipe, ensuring continuous data coverage by completing
the high angle regions.
1.1 Pixel Detector of Run I
The aim of the ATLAS pixel sub-detector, shown in figure 1a, is to provide high granularity track
points in order to allow the reconstruction of particle positions as accurately as possible. The
original ATLAS pixel detector design consisted of three barrel layers at 50.5 mm, 88.5 mm and
122.5 mm from the proton-proton interaction point respectively and three disks at either end. The
sensor design for these modules is a planar n+-in-n silicon pixel sensor with a bulk thickness of
256 µm. Each sensor is bump-bonded to a set of ATLAS FE-I3 front-end read-out chips [4], this is
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Figure 23. The elements of a pixel barrel module. Most of the thermal management tile (TMT) on to which
the module is glued is suppressed.
• sixteen front end electronics chips (FE) each containing 2880 pixel cells with amplifying
circuitry, connected to the sensor by means of fine-pitch bump bonding (see section 6.2);
• a fine-pitch, double-sided, flexible printed circuit (referred to as a flex-hybrid) with a thick-
ness of about 100 µm to route signals and power;
• a module control chip (MCC) situated on the flex-hybrid;
• for the barrel modules, another flexible foil, called a pigtail, that provides the connection
to electrical services via a microcable, whereas for the disk modules, the microcables were
attached without the pigtail connection [4].
The concept of the ATLAS hybrid pixel module is illustrated in figure 23. Sixteen front-
end chips are connected to the sensor by means of bump bonding and flip-chip technology. Each
chip covers an area of 0.74× 1.09cm2 and has been thinned before the flip-chip process to 195±
10 µm thickness by wafer-back-side grinding. A sizeable fraction (≈ 25%) of the front-end chip is
dedicated to the End-of-Column (EoC) logic. Once bonded, most of the EoC logic extends beyond
the sensor area. Wire bonding pads at the output of the EoC logic are thus accessible to connect
each front-end chip to the flex-hybrid by means of aluminum-wire wedge bonding. Copper traces
on the flex-hybrid route the signals to the MCC. The MCC receives and transmits digital data
out of the modules. The flex-hybrid is also used to distribute decoupled, low-voltages to all the
chips. The traces are dimensioned such that the voltage drop variation is limited to ≈ 50mV in
order to keep all the chips in the same operating range. The back-side of the flex-hybrid must be
– 40 –
(b)
Figure 1: (a) The ATLAS pixel sub-detector of Run I. The three barrel layers and end-cap disk
layers are clearly labelled and the scale is given [5]. (b) An ATLAS FE-I3 Barrel Pixel Module for
pixel devices installed for the Run I data taking period. The hybrid structure is made up of sixteen
front-end chips, the silicon sensor tile, the flex and the barrel pigtail [6].
known as a hybrid module. A complete ATLAS barrel pixel module of sixteen front-end chips, the
silicon sensor tile, the flex and the barrel pigtail, is illustrated in figure 1b [6]. The FE-I3 read-out
chip has a standard pixel size of 50 µm by 400 µm and one chip consists of an array of 160 rows
by 18 columns. Located at the edge of the chip are xtended pixels of 50 µm by 600 µm to ensure
complete coverage between neighbouring front-end chips.
1.2 Pixel Detector of Run II
After the first long shut-down between 2013 and 2014, the collision energy of the LHC will increase
to the design energy of 14 TeV. There will also be a higher luminosity of up to 1–1.7 x 1034,
resulting in an increase of pile-up within the pixel detector. Furthermore, the proximity to the
proton collisions means that the the pixel layers will receive the highest radiation dose of all ATLAS
sub-detectors. Consequently, to ensure that full tracking capability was maintained, a fourth pixel
layer was added between the current pixel detector and a new, smaller beam pipe. This additional
layer is known as the Insertable B-Layer, or IBL [7], and has a radius of ∼ 30 mm. A new ATLAS
front-end read-out chip, called FE-I4, was designed and produced with a smaller pixel size of
50 µm by 250 µm [8].
A mixed sensor technology was chosen for the 14 IBL staves. Planar pixel double-chip mod-
ules with slim edges were selected to populate the centre of each stave, while the 3D silicon [9]
single-chip modules were chosen for the high-eta regions.
The IBL was successfully installed in May 2014 and will begin taking data when the LHC
resumes collisions in early 2015, resulting in improved tracking precision [10].
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Figure 2: Diagram of the foreseen all-silicon Inner Tracker (ITk) upgrade of the ATLAS Inner
Detector, due to be installed in the phase II upgrade.
1.3 Phase II Upgrade
The phase II upgrade of the LHC, known as the High-Luminoscity LHC (HL-LHC) is foreseen to
occur during the years 2022–2024 with a new period of data taking beginning in 2025. The ex-
pected luminosity after the upgrade is 5 x 1034 cm−2 s−1 with 3000 fb−1 of expected data collected
at ATLAS; this is required for the precision measurements of the properties of the Higgs boson and
physics beyond the SM. At the end of the data-taking period a fluence of ∼ 2 x 1016 neq cm−2 is
expected in the inner-most layer of the ATLAS detector (at ∼ 4 mm from the centre), where 1 neq
is 1 MeV neutron equivalent fluence. As a consequence, improved pixel devices are required to
cope with this extreme environment.
For ATLAS, this will also mean a new, entirely silicon tracker with a greater area of pixel
detectors from 1.7 m2 to approximately 8 m2 called the Inner Tracker (ITk) [11]. This is due to a
higher coverage in the eta region and also a larger radius of the outer pixel layer with respect to the
present layout. Figure 2 shows a baseline layout of this new all-silicon inner-detector, including the
inner-pixel layers, the outer-pixel layers and the strip detector region respectively as the distance
from the interaction point, at (0.0, 0.0) in the diagram, increases.
For the inner layers of the pixel detector, the main areas of focus in the R&D activities are
radiation hard devices, slimmer or active edges, and better granularity (smaller pixels), while for
the outer layers the achievements are low-cost and high-yield production techniques for multi-chip
modules.
Planar Pixel Sensors The following section describes recent achievements by the ATLAS Planar
Pixel Sensor (PPS) collaboration, part of the ITk pixel group, in working towards this goal.
2. PPS Results
2.1 Test Beam Results for Inner Layers
Test Beam Setup It is vital to study prototype devices in an experiment that mimics the envi-
ronment they will be exposed to in ATLAS. Several beam tests of planar pixel devices have taken
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Figure 3: (a) Illustration of the previous (left) and new (right) pixel cell design. The PolySi has
been moved inside the pixel to mask the ground potential. (b) Measured efficiency of a FE-I4
module produced at HPK, known as KEK46, projected along the length of a single pixel cell.
place since 2012 at various facilities. Results presented below have been collected from test beams
at the CERN SPS facility using 120 GeV muons; at SLAC, USA using a 12.5 GeV e− beam; and
at DESY using a 4 GeV e+ or e− beam.
Particle tracks through the prototype devices are reconstructed using the EUDET [12] tele-
scope hardware and EUTelescope [13] offline reconstruction software. The EUDET telescope
consists of six Mimosa26 [14] planes, three-upstream and three-downstream of the central testing
area. The EUTelescope reconstruction software uses MILLIPEDE [15] to align the devices during
the reconstruction process. The devices under test are positioned in the central area and readout
using either the USBPix system [16] or the RCE system [17].
Results There have been many impressive results for highly irradiated devices. Re-routing of
the bias rail, as shown in figure 3a, has reduced the inefficiency loss after irradiation for the n-
in-p FE-I4 device, KEK46, as shown in figure 3b. At 5 x 1015 neq cm−2, the previous design
had an efficiency loss of 2–3% under the bias rail. As illustrated in figure 4a, good efficiency
can be reached for irradiated devices at high fluences by increasing the bias voltage. The results
in figure 4b show the effect of increasing the bias voltage on the the collected charge for various
sensor thicknesses at a fluence of approximately 5 x 1015 neq cm−2. At this high fluence with a bias
voltage of 200 V, the 100 µm sample is fully depleted.
2.2 Large Area Pixel Upgrades
Pixel modules in the outer regions should have a high active area ratio, whilst ideally minimising
the contribution to material budget through the overlapping of devices, which has a negative effect
on the energy resolution of the calorimeters. Furthermore, migrating to 6” wafers lowers the cost
of production. Consequently prototypes of quad-modules, where one sensor the size of four FE-
I4 modules in a 2 by 2 formation is bonded to four FE-I4 chips, have been investigated. Several
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Figure 4: (a) Inefficiency of n-in-n pixel modules as a function of the bias voltage for various
irradiation fluences. Increasing the bias voltage reduces the inefficiency losses. (b) Collected
charge as a function of bias voltage for various thicknesses (d) of n-in-p devices all at a fluence of
approximately 5 x 1015 neq cm−2. In the legend, Φ represents 1015 neq cm−2.
groups within PPS including Japan, UK, and Germany, have already successfully developed quad-
chip modules.
Figure 5 shows efficiency map results from a beam test at SLAC in May 2014 for an n-in-p
quad-module known as VVTQ5. The beam was a 12.5 GeV e− beam and the device was tuned to
a threshold of 3000 e− with an inverse bias of 100 V applied. The ganged-region between the two
top adjacent chips is visible as a lower, but non-zero, efficiency region. The bottom right quarter of
the hit efficiency map is empty due to a wire-bonding connection issue with the read-out chip.
The results in figure 6 show the noise for each of the four front-end chips on an irradiated
quad-module. The module was irradiated to 5 x 1015 neq cm−2 and tested at DESY after being
characterised to a threshold of 3000 e− and biased with 800 V. The noise, in electrons, is consistent
over all chips and the value is as expected.
2.3 Thin Edgeless Assemblies
As previously discussed, reduction of the sensor edge is required to minimise the dead area of the
modules and thus reduce the requirement for shingling. A 100 µm thick unirradiated FE-I3 device
manufactured at VTT, Finland [19], with 50 µm active edge has been measured in the November
2013 test beam at DESY [18]. As can be seen in figure 7, the efficiency of the edge column for this
device (within the region labelled ‘pixel edge’) is very high, at ∼ 99.6%. For the area between the
last pixel implant and the module edge (within the region labelled ‘sensor edge’) the efficiency is
∼ 85±1 %.
2.4 Recent SCP Studies
The edge of a sensor can be reduced in a process known as Scribing Cleaving Passivation (SCP).
The aim is to produce defect-free edges (through cleaving) and then passivate them to keep away
the lateral depletion zone. For p-type devices, Al2O3 can be used for passivation while for n-type
devices, silicon oxide and silicon nitride can be used [20]. MOS capacitors with alumina as the
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Figure 5: Hit efficiency map for n-in-p quad-module, VVTQ5, tested in the SLAC May test beam
in 2014. The ganged pixels, which can clearly be seen in the region between two front-end chips,
show a lower, but mostly non-zero efficiency.
Figure 6: Distribution of noise for each of the FE-I4 read-out chips in an irradiated
(5 x 1015 neq cm−2) quad-module tested in the DESY test beam. The device was characterised
to a threshold of 3000 e− and biased with 800 V.
dielectric were fabricated to study the effective charge density using C-V curves after irradiation.
The Al2O2 was deposited at two facilities with two different thicknesses (20 nm and 40 nm).
Some of these devices were irradiated with 800 MeV protons at LANSCE up to an equivalent
of 0.71 x 1015 neq cm−2 (34 Mrad) while others with a gamma source at BNL, receiving a dose of
up to 30 Mrad.
The results of the radiation-induced changes in effective charge density for each process and
each irradiation method, are shown in figure 8. As can clearly be seen, the MOS capacitors pro-
cessed at the Naval Research Lab [21] (NRL) show a negligible correlation between irradiation
dose and the effective trapped charges, while those processed at CNM [22] show trapped charges
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Figure 7: One dimensional pixel efficiency map for the edge pixels of the VTT 100 µm uniradiated
FE-I3 device with a 50 µm active edge. The pixel is ∼ 99.6% efficient and the region between the
last pixel implant and the module edge (between 0 and +50 µm) has an efficiency of ∼ 85±1 %.
Figure 8: Effective trapped charge as a function of the proton (left) and gamma (right) irradiation
dose of the samples.
increasing linearly with dose. Due to these two conflicting results, future fabrications with varied
processing are required to further study the processing differences and their effect on the radiation
performance.
2.5 Doping Profile Measurements
Motivations for producing simulations Results obtained from test structures can be used to
develop reliable simulations of devices which, in turn, drive the development of new sensor layouts.
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Table 1: Samples prepared with various implantation doses and energies and subsequently analysed
with the Secondary Ion Mass Spectrometry process to study the total doping profile in the near
surface region. The samples were manufactured at CiS.
n-in-n, CiS production, <100> orientation, thickness 380 µm
Oxide thickness 100 nm
P implantation doses 1013 cm−2 1014 cm−2 1015 cm−2 1016 cm−2
Implantation energy (keV) 130 240 130 240 130 240 130
Annealing 4 hours, 975 ◦C
This process is usually significantly quicker and less expensive than building multiple prototypes.
Therefore, the validation of simulation models is vital to trust predictions.
Secondary Ion Mass Spectrometry The process of Secondary Ion Mass Spectrometry (SIMS)
is an analytical technique that is used to characterise the various impurities in the surface and near
surface region of a material. In this case a depth of up to 30 µm from the surface is analysed.
The SIMS process uses the sputtering of a primary energetic ion beam, with an energy between
0.5–20 keV, on the surface of a sample and consequently analyses mass spectrum of the ionised
secondary particles that are produced. The process is destructive, leaving a crater in the sample,
and hence, samples are specifically produced for this analysis technique. Through this method, the
total dopant density of a sample can be determined [23].
The comparison of Technology Computer Aided Design (TCAD) simulation and SIMS data
for devices manufactured at CiS, Germany [24] and at VTT are shown in figure 9. The diffusion
model used for the simulation is the Synopsys [25] Charged Pair simulation model. The samples
used for the study are shown in table 1 for the n-in-n samples manufactured at CiS, and table 2 for
the n-in-p samples manufactured at VTT.
There is generally good agreement between the simulation and SIMS data for lower doses,
however, there is a large discrepancy with the highest dose (implantation dose of 1016) for the sam-
ple from the CiS production; the reason for this is currently not completely understood. A further
comparison with various diffusion models in Synopsys and Silvaco [26] has been performed, but
currently no single model accounts for all of the features of the SIMS data. The samples manu-
factured at VTT were subjected to a different annealing process that lead to the oxidation of the
surface region (later removed), which was accounted for in the simulation. Given the removal of
surface impurities, the closer agreement in the surface region for these samples is expected.
3. Summary and Conclusion
This paper has presented the recent achievements of the Planar Pixel Sensor group, as part of the
ATLAS ITk Pixel Collaboration, working towards improved pixel devices for the Phase II upgrade
of the ATLAS inner detector.
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Table 2: Samples prepared with various implantation doses and energies and subsequently analysed
with the Secondary Ion Mass Spectrometry process to study the total doping profile in the near
surface region. The samples were manufactured at VTT.
n-in-p, ADVACAM production, <100> orientation, thickness ≤ 675 µm
Oxide thickness 100 nm
P implantation doses 1013 cm−2 1014 cm−2 1015 cm−2 1016 cm−2
Implantation energy (keV) 130 240 130 240 130 240 130 240
Annealing 3 hours, 1000 ◦C
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Figure 9: SIMS measurements of samples at various doping profiles compared to TCAD Synopsys
simulations using the Charged Pair diffusion model. The samples were manufactured by CiS (left,
see table 1) and VTT (right, see table 2).
Planar sensors can be operated up to 2 x 1016 neq cm−2 with good efficiency. An optimisation
of the pixel cell design, especially in the bias grid structures is promising for a further improvement
of the performance after irradiation. Several methods for edge slimming have proven to work and
now the focus is on optimising the cost of these methods. Indeed, substantial cost reduction com-
pared to current pixel detector has been achieved, also by adopting n-in-p design on 6” wafers; 8”
wafer production is currently being assessed. The first quad-modules, designed for the outer-layers,
have been prototyped by several member institutes and have successfully been operated after irra-
diation in a beam test. Comparison of SIMs measurements and TCAD simulation have shown good
agreement for lower doses and further study of diffusion models for higher dose measurements is
required.
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